Design and Implementation of anObject - Orientated 64 - bit
نویسندگان
چکیده
In the mid eighties, the System Architecture Research Centre at City University developed a message-passing, UNIX compliant micro kernel (Meshix) for our own scalable distributed memory architecture (Topsy). Over the last two years we have been engaged in a research programme aimed at learning from this experience, and developing a new operating system based on these lessons. The result is the Angel microkernel. This paper sets out the lessons we have learnt from Meshix, how this has innuenced the design of Angel and outlines our current design of Angel and its C++ implementation. We will also describe our future plans and hopes for Angel, and the lessons that we have learnt from the design and implementation process.
منابع مشابه
Design and Simulation of a 2GHz, 64×64 bit Arithmetic Logic Unit in 130nm CMOS Technology
The purpose of this paper is to design a 64×64 bit low power, low delay and high speed Arithmetic Logic Unit (ALU). Arithmetic Logic Unit performs arithmetic operation like addition, multiplication. Adders play important role in ALU. For designing adder, the combination of carry lookahead adder and carry select adder, also add-one circuit have been used to achieve high speed and low area. In mu...
متن کاملModified 32-Bit Shift-Add Multiplier Design for Low Power Application
Multiplication is a basic operation in any signal processing application. Multiplication is the most important one among the four arithmetic operations like addition, subtraction, and division. Multipliers are usually hardware intensive, and the main parameters of concern are high speed, low cost, and less VLSI area. The propagation time and power consumption in the multiplier are always high. ...
متن کاملDesign of Fast Integer Pipelined Multipliers for CMOS 64-bit Synchronous and AsynchronousLogic with Adaptable Latency
Adaptive latency multiplier architecture suited for implementation of multiplier.The architecture combines a secondorder carry save and carry select with skipping of the row and split carry using pipelined architecture. The architecture and logic design of CMOS 32-bit synchronous implementation is 2.5 ns. The proposed architecture and VLSI design demonstrates that an adaptive latency multiplier...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. 
The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of fu...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of func...
متن کامل